Cost of Concurrency in Hybrid Transactional Memory

Trevor Brown (University of Toronto) <u>Srivatsan Ravi</u> (Purdue University)

1

Transactional Memory: a history



Transactional Memory: a history









Tracking set aborts in fast-path transactions



Tracking set is invalidated and T2 must abort

Tracking set aborts in fast-path transactions Automatic contention detection for cached accesses



Tracking set is invalidated and T2 must abort

Committed fast-path transactions (only cached accesses) appear to execute atomically (single step)



Instrumentation

- Fast-path transactions intuitively need code "instrumentation"
 - Detect overlap contention with slow-path
 Global timestamp, ownership records, etc.
 - Instrumentation affects performance















Validation cost in HyTM



Validation cost in HyTM







	Algorithm 1	Algorithm 2	Transactional Lock Elision	Hybrid Norec
Instrumentation in fast-path reads	per-read	constant	constant	constant
Instrumentation in fast-path writes	per-write	per-write	constant	constant
Validation in slow-path reads	Ω(Rset)	Ω(Rset)	none	Ω(Rset) only if concurrency
h/w-s/w concurrency	prog	prog for slow-path readers	zero	Not prog; small contention window
Direct accesses inside fast-path?	yes	no	no	yes

Experimental setup

- Large-scale 2-socket Intel E7-4830 v3 with 12 cores per socket and 2 hyperthreads (HTs) per core, for a total of 48 threads
- Each core has a private 32KB L1 cache and 256KB L2 cache (which is shared between HTs on a core)
 - All cores on a socket share a 30MB L3 cache
 - Non-uniform memory architecture (NUMA)
 - 128GB of RAM, and runs Ubuntu 14.04 LTS.
- All code was compiled with the GNU C++ compiler (G++) 4.8.4 with build target x86_64-linux-gnu and compilation options -std=c++0x -O3 -mx32

Experimental methodology

- Six timed trials for several thread counts n
 - Prefilling: n concurrent threads perform 50% Insert and 50% Delete operations on keys drawn uniformly randomly from [0, 10⁵) until the size of the tree converges to a steady state (containing approximately 10⁵ /2 keys)
 - Measuring: Each thread performs (U/2)% Insert, (U/2)% Delete and (100 – U)% Search operations, on keys/values drawn uniformly from [0, 10⁵); U=0,10,40
- Plots for Binary Search Tree (BST) microbenchmark
 - With (without) one (any) thread performing <u>RangeIncrement</u> operations
 - Capacity aborts on fast-path

0% updates: #threads vs. ops/microsec



10% updates: #threads vs. ops/microsec



40% updates: #threads vs. ops/microsec

\rightarrow TL2 \rightarrow TLE \rightarrow Algorithm 1 \rightarrow Algorithm 2 \rightarrow Hybrid noREC Read-only workloads: costs purely down to fast-path 50 Algorithm 1 overhead due to linear instrumentation 0 40 Update workloads with RangeIncrement TLE suffers due to global lock bottleneck 30 0 NUMA effects on update heavy workloads 0 20 From thread counts > 24 . Hybrid noREC performs poorly to Algorithm 2 10 for same reasons as TLE 24 32 32 8 48 8 48 16 16 24

Circumventing the impossibilities?

- Middle-path approach? Ongoing work
 - Almost uninstrumented "fast" fast-path
 - No concurrency with slow-path
 - Concurrent with middle-path
- Ongoing experiments on Intel Haswell and IBM Power8 (STAMP and data structure microbenchmarks)
 - Completely different memory models
 Power8 allows "direct" accesses inside hardware

Transactional memory is here to stay?

- HyTM: an efficient "universal construction"?
 - Start with a "base" HyTM with minimal instrumentation overhead, maximal concurrency and little global metadata bottleneck
 - Dynamic implementation choices depending on workloads
 - Multi-path approach
 - Formal methods and verification techniques
 - Impact of cache hierarchy, cache-size and memory model on HyTM performance